Computer Microprocessor and Assembly Language

211. The CPU completes yields control of the bus to the DMA controller via:

  1. DMA acknowledge signal
  2. DMA integrated signal
  3. DMA implicitly signal
  4. None of these

Correct answer: (A)
DMA acknowledge signal

212. The CPU removes the ____________ signal to complete the memory write operation:

  1. Read
  2. Write
  3. Both A and B
  4. None of these

Correct answer: (A)
Read

213. The CPU sends out a ____________ signal to indicate that valid data is available on the data bus:

  1. Read
  2. Write
  3. Both A and B
  4. None of these

Correct answer: (B)
Write

214. The CU is designed by using which techniques:

  1. HARDWIRED CONTROLS
  2. MICROPROGRAMING
  3. NANOPROGRAMING
  4. ALL OF THESE

Correct answer: (D)
ALL OF THESE

215. The data in the stack is called:

  1. Pushing data
  2. Pushed
  3. Pulling
  4. None of these

Correct answer: (A)
Pushing data

216. The DMA controllers are special hardware embedded into the chip in modern integrate processor that ____________ and ____________ to the system;

  1. Data transfer
  2. arbitrate access
  3. Both A and B
  4. None of these

Correct answer: (C)
Both A and B

217. The evolution of the 4 bit microprocessor ended when Intel released in:

  1. 4004
  2. 8008
  3. 40964
  4. 4040

Correct answer: (D)
4040

218. The external device is connected to a pin called the ____________ pin on the processor chip.

  1. Interrupt
  2. Transfer
  3. Both
  4. None of these

Correct answer: (A)
Interrupt

219. The external system bus architecture is created using from ____________ architecture:

  1. Pascal
  2. Dennis Ritchie
  3. Charles Babbage
  4. Von Neumann

Correct answer: (D)
Von Neumann

220. The fetch-execute cycle is to use a system know as:

  1. Assembly line
  2. Pipelining
  3. Cache
  4. None of these

Correct answer: (B)
Pipelining

Page 22 of 35